中文| English

BNBU | Library

  

Browse/Search Results: 1-10 of 21

Selected(0)Clear Items/Page:    Sort:
PEN: a power law–enhanced network design for high efficiency multicore architecture Conference paper
Concurrency and Computation: Practice and Experience, Tianjin, August 23-26
Authors:  Xu, Thomas Canhao;  Leppänen, Ville
Favorite  |  View/Download：3/0  |  Submit date：2022/06/13
LUTmap: A dynamic heuristic application mapping algorithm based on lookup tables Conference paper
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Wuhan, September 28-30, 2016
Authors:  Xu, Thomas Canhao;  Leppänen, Ville
Favorite  |  View/Download：2/0  |  Submit date：2022/06/13
Trio: A triple class on-chip network design for efficient multicore processors Conference paper
Proceedings - 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security and 2015 IEEE 12th International Conference on Embedded Software and Systems, HPCC-CSS-ICESS 2015, New York, AUG 24-26, 2016
Authors:  Xu, Thomas Canhao;  Leppänen, Ville;  Liljeberg, Pasi;  Plosila, Juha;  Tenhunen, Hannu
Favorite  |  View/Download：2/0  |  Submit date：2022/06/13
PDNOC: Partially diagonal network-on-chip for high efficiency multicore systems Journal article
Concurrency and Computation: Practice and Experience,2015, volume: 27, issue: 4, pages: 1054-1067
Authors:  Xu, Thomas Canhao;  Leppänen, Ville;  Liljeberg, Pasi;  Plosila, Juha;  Tenhunen, Hannu
Favorite  |  View/Download：2/0  |  Submit date：2022/06/13
Exploration of a heterogeneous concentrated-sparse on-chip interconnect for energy efficient multicore architecture Conference paper
Proceedings - 2014 IEEE International Conference on Computer and Information Technology, CIT 2014, Xi'an, SEP 11-13, 2014
Authors:  Xu, Thomas Canhao;  Leppänen, Ville;  Forsell, Martti
Favorite  |  View/Download：5/0  |  Submit date：2022/06/13
PDNOC: An efficient partially diagonal network-on-chip design Conference paper
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Warsaw, SEP 08-11, 2013
Authors:  Xu, Thomas Canhao;  Leppänen, Ville;  Liljeberg, Pasi;  Plosila, Juha;  Tenhunen, Hannu
Favorite  |  View/Download：2/0  |  Submit date：2022/06/13
DSNOC: A hybrid dense-sparse network-on-chip architecture for efficient scalable computing Conference paper
Proceedings - 2013 IEEE 11th International Conference on Dependable, Autonomic and Secure Computing, DASC 2013, Chengdu, December 21-22, 2013
Authors:  Xu, Thomas Canhao;  Leppanen, Ville;  Forsell, Martti
Favorite  |  View/Download：4/0  |  Submit date：2022/06/13
Evaluate and optimize parallel Barnes-Hut algorithm for emerging many-core architectures Conference paper
Proceedings of the 2013 International Conference on High Performance Computing and Simulation, HPCS 2013, Helsinki, July 1-5, 2013
Authors:  Xu, Thomas Canhao;  Liljeberg, Pasi;  Plosila, Juha;  Tenhunen, Hannu
Favorite  |  View/Download：2/0  |  Submit date：2022/06/13
Optimized multicore architectures for data parallel fast Fourier transform Conference paper
ACM International Conference Proceeding Series, Xi'an, June 28-29, 2013
Authors:  Xu, Thomas Canhao;  Pahikkala, Tapio;  Liljeberg, Pasi;  Plosila, Juha;  Tenhunen, Hannu
Favorite  |  View/Download：2/0  |  Submit date：2022/06/13
MMSoC: A multi-layer multi-core storage-on-chip design for systems with high integration Conference paper
ACM International Conference Proceeding Series, Bulgaria, June 28-29, 2013
Authors:  Xu, Thomas Canhao;  Liljeberg, Pasi;  Plosila, Juha;  Tenhunen, Hannu
Favorite  |  View/Download：2/0  |  Submit date：2022/06/13